Skip to content
View felix-shames's full-sized avatar

Block or report felix-shames

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Synthesis-Lab-1 Synthesis-Lab-1 Public

    Includes: 2-1 Mux, 8-bit Comparator, 4-bit Encoder, 4-bit Decoder, Schematic Pictures | NetID: fs410

    VHDL

  2. Synthesis-Lab-2 Synthesis-Lab-2 Public

    Includes: Flip Flop w/Synchronous Active High Reset, Flip Flop w/Synchronous Active High Reset with chip enable (CE), Flip Flop w/Synchronous Active Low Reset, Flip Flop w/Synchronous Active Low Re…

    VHDL

  3. Embedded-Lab-1 Embedded-Lab-1 Public

    Lab 1 with Clock Divider files and lab report

    VHDL

  4. DSDLab1 DSDLab1 Public

  5. Embedded-2-Lab-1 Embedded-2-Lab-1 Public

    C

  6. Embedded-2-Lab-2 Embedded-2-Lab-2 Public

    C